|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
march 2010 doc id 17229 rev 1 1/14 AN3171 application note comparing the m24c64-r, m24c64-f and m24c64-w devices to the m24lr64-r dual interface eeprom introduction the purpose of this application note is to explain the differences between the m24lr64-r dual interface eeprom when co ntrolled from the i2c bus, and the standard m24c64-f, m24c64-r, m24c64-w eeproms. for simplification purposes, the m24c64-f, m24c64-r, m24c64-w will be referred to as m24c64 in the rest of the document. for additional information, please refer to the m24lr64-r and m24c64 datasheets. www.st.com
contents AN3171 2/14 doc id 17229 rev 1 contents 1 hardware considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.1 pinout comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.2 two ways of accessing the m24lr64-r: rf and i2c . . . . . . . . . . . . . . . . . 6 2 software considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 m24lr64-r memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.1 user memory seen from the i2c bus (e2=0) . . . . . . . . . . . . . . . . . . . . . . . 8 3.1.1 sectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.1.2 page write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.1.3 read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.1.4 i2c present password . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.1.5 i2c write password . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.2 system memory seen from the i2c bus (e2=1) . . . . . . . . . . . . . . . . . . . . 10 3.2.1 m24lr64-r?s rf block security status . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.2.2 i2c_write_lock bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.2.3 system parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 AN3171 list of tables doc id 17229 rev 1 3/14 list of tables table 1. m24lr64-r device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 table 2. m24c64 device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 table 3. rf block security status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 4. i2c_write_lock bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 5. system parameter sector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 6. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 list of figures AN3171 4/14 doc id 17229 rev 1 list of figures figure 1. m24lr64-r and m24c64 logic diagrams. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 2. m24lr64-r and m24c64 pinouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 3. m24lr64-r block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 4. m24lr64-r?s user and system memories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 5. i 2 c present password command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 6. i 2 c write password command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 AN3171 hardware considerations doc id 17229 rev 1 5/14 1 hardware considerations 1.1 pinout comparison figure 1 and figure 2 show the logic diagrams and the pinouts of the m24lr64-r and m24c64 devices, respectively. figure 1. m24lr64-r and m24c64 logic diagrams m24lr64-r ac0/ac1 pins: due to its rf capability, the m24lr 64-r dual interface eeprom features two inputs (ac0 and ac1) to connect the rf antenna. consequently, two inputs present in the m24c64 are not offered in the m24lr64-r: these are e2 and write control (wc ). practically, this means that you will be able to use up to four m24lr64- r devices (defined by e0, e1) on the same i2c bus, compared to eight devices (defined by e0, e1, e2) for the m24c64. the write control input (wc ) is used to write-protect the m24c64. the m24lr64-r can also be protected but in a different way, using the i2c_write_lock bits. figure 2. m24lr64-r and m24c64 pinouts figure 2 shows that the four mandatory pins for the i2c bus (v ss , v cc , scl, sda) are positioned likewise in the two devices. ac0 and ac1 are connected to pin 2 and pin 3, respectively. they have to be next to each other for rf capab ility requirements. as a result, e1 wa s moved to pin 7 in the m24lr64-r, whereas it is connected to pin 2 in the m24c64. ! ) % % 3 $ ! 6 # # - , 2 2 3 # , 6 3 3 ! # ! # % % 3 $ ! 6 # # - # 7 # 3 # , 6 3 3 3 $ ! 6 3 3 3 # , 7 # % % 6 # # % a i 3 $ ! 6 3 3 3 # , % ! # % 6 # # ! # - , 2 2 - # hardware considerations AN3171 6/14 doc id 17229 rev 1 1.2 two ways of accessing the m24lr64-r: rf and i2c compared to the m24c64, the m24lr64-r has an additional ca pability: rf access, made possible by connecting the ac0 & ac1 pins to a tuned antenna. this modifies the block diagram of the m24lr64-r. figure 3 shows the new block diagram. figure 3. m24lr64-r block diagram one difference between the m24lr64-r and the m24c64 is that the m24c64 can be accessed only through the i2c bus, whereas the m24lr64-r can be accessed through either the i2c bus or the rf interface. due to the m24lr64-r?s dual a ccess capability, a number of th ings have to be taken into account when accessing the device. if an rf request is made while an i2c communication is ongoing, it will not be served . likewise, if an i2c req uest is made during an rf communication, it will not be served. this has to be taken into account in the system. a dedicated application note, an3057, explains ?how to manage simultaneously i2c and rf data transfers with the m24lr64-r?. % % 0 2 / - 2 o w d e c o d e r , a t c h , o g i c 2 & ) # 2 & |